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ABSTRACT 
Four groups of integrated microcircui ts  produced by various 
manufacturers were  subjected to thermal  cycling, s t ep - s t r e s s  
tests, and operating life tests in  excess  of 10,000 hours. These 
tests variously resulted in the electr ical  fa i lure  modes character-  
ized by ICEX, IR, 113130, ICBO, VBE(Sat), hFE, BVCEO, and BVCBO. 
These fai lure  modes were  verified metallographically by d i rec t  
observation f r o m  the uncapped devices and by indirect  fa i lure  
derivations. 
The combined d a t a  f r o m  environmental and operating life t e s t s  
provided considerable knowledge and information for determining 
the fai lure  mechanisms of the fa i lure  modes encountered during 
this investigation. The major mechanisms identified were  
inhomogeneous aluminum metallization, faulty contact deposition, 
bubbles and pinholes in  the pyrolytic passivation film, with 
randomly occurring c racks  o r  surface pits in  the silicon pellet. 
Other discrepancies were  a l so  observed which were  attributed 
to  surface reactions, such as inversion layer  formation, ionic 
migration a t  the silicon dioxide surface,  ionic entrapment at 
oxide defects, and metallization changes. Bond separation in two 
of the specimens was caused by the formation of a brit t le inter-  
metall ic compound (purple plague) at the gold-to-aluminum bond 
interface. A shor t  in a gate diode was conducive to a microcrack  
initiated in  the P - N  junction during bonding operation and subsequent 
diffusion of aluminum metallization into the c rack  during life tes t s .  
Frequently observed misaligned bonds had caused in at least one 
instance a short  in the output pin. 
Through these failure evaluations and analyzed da ta ,  a l l  fa i lure  
modes encountered in this program could be reduced to th ree  
fundamental fa i lure  indicators,  namely, leakage cur ren t  (IR), 
breakdown voltage (BV), and output saturation voltage (VSAT), a l l  
other fa i lure  indicators being derivations of the respective fai lure  
types, which a r e  verifiable metallographically. The continuing 
tes t s  and studies under the extended physics of failure contract  
will utilize these fai lure  indicating parameters  as the building 
blocks in the evaluation testing and the development of effective 
device screening methods for  achieving high device reliability and 
long serv ice  life. 
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STUDY O F  FAILURE AND RELIABILITY 
IN 
MICROELECTRONIC DEVICES 
1.0 INTRODUCTION 
1 .1  General  
This  r epor t  summar izes  the  highlights of the  study and 
evaluation of fa i lure  mechanisms in  microelectronic  devices conducted 
under a NASA/ERC Contract No. NAS 12-72, during the past  s eve ra l  
yea r s  at Librascope. Par t icu lar  consideration is  given to  the  infor- 
mation and knowledge derived f r o m  the environmental  and life tests 
conducted that may contribute toward the  establishment of device 
screening and selection c r i te r ia .  Electr ical  failure modes that were  
encountered either i n  environmental o r  life tests a r e  discussed in  re- 
lation to the i r  microscopic  verification and possible process  cor rec t ive  
measu res .  It will be evident that  some  p rogres s  was m a d e  in  this d i rec-  
t ion whereby the  result ing finding could be  utilized in  future and m o r e  
advanced studies of the failure phenomena and mechanisms involving the 
cause  and effect of such  phenomena. 
The  extension of this program to  fur ther  and m o r e  detailed 
investigation of the fai lure  mechanisms in microelectronic  devices throlJgh 
the extended Contract No. NAS 12-72 is anticipated to  be par t icular ly  pro- 
ductive i n  producing r e su l t s  to  validate cer ta in  of the test methods as  
forming the basis  for  the  selection of the ultimate screening c r i t e r i a  for 
the devices. 
g r a m  that a definite re la t ion exists between e lec t r ica l  fa i lure  modes and 
device fabrication process  discrepancies ,  which in  majori ty  may be con- 
sidered to  arise f rom elements  of human e r r o r .  
pated objective of this p rogram to explore and de termine  means  and ex- 
pedience to  reduce such elements  to a minimum o r  nil. This end may  be 
achieved through obtaining and evaluating d a t a  re la t ive to  the effectiveness 
of the various device screening tests to  es tabl ish criteria cor re la t ive  be- 
tween electr ical  failure modes and the associated device fabrication de-  
ficiencies. Some valuable d a t a  have a l ready  been derived f r o m  the  pre-  
ceding investigations which ref lect  such a n  achievement to  r e s ide  within 
the  capability of the  present  cour se  of endeavor. 
present  study and evaluation then will include t h e  determination of relia- 
bility indicating electrical pa rame te r s  that  would enable the  prediction of 
re la t ive se rv ice  life of microelectronic  semiconductor devices.  
It has a l r eady  been proved during the  past  investigation pro- 
It is cer ta inly the antici-  
The ult imate goal of the  
1.2 Objectives 
The  objectives of the  p rogram were:  
(a) To explore and detect failure modes  in  semiconductor 
devices through dccelerated testing and to  develop techniques to  deter-  
mine  the i r  failure mechanisms.  
(b), To isolate  predominant fa i lure  mechanism through 
testing as  a function of stress level and process  control, ar. 
the  processes  that r equ i r e  additional controls to  achieve 2.ic-h reliability. 
to identify 
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1.2 Objectives (Cont. ) 
(c) To develop screening techniques through identification 
and verification of fa i lure  mechanisms in an  effort t o  establish c r i t e r i a  
for s electing high- r elia bilit y d evic e s . 
These  objectives have been partially achieved in  the pre-  
ceding investigation program and will be complemented by the continuing 
t e s t  and evaluation program. The recently extended test program wi l l  
l e a d  to the determination and development of a n  effective screening method 
through comparative study of fa i lure  and cause and defining of valid re l ia-  
bility-indicating parameters .  The achievement of t h e  ultimate goal will be 
further prevailed by the selection and u s e  of a single-type device for the 
ent i re  tes t  program. 
1. 3 Summary of Work Accomplished 
This program was initiated 2-1/2 years  ago a t  Librascope 
under the sponsorship of NASA/ERC as a physics of failure study and 
evaluation program of microelectronic circuits.  
eral ly  incl uded tempera ture  cycling, thermal  step- s t r e s s  t e s t s ,  and 
operating life tes t s .  The fai lure  analysis  consisted of a prel iminary 
failure analysis and a detailed fa i lure  analysis. 
analysis was instituted on all degradation fai lures  and consisted of r e -  
peating the initial measurements  in an effort to locate and identify the 
circuit  element causing an out-of-tolerance d r i f t .  The detailed fai lure  
analysis was performed subsequent t o  the prel iminary analysis to  d e -  
t e rmine  the failure mechanism or  other physical phenomena which in- 
duced the particular failure. The fai lure  degradative c r i te r ia  were  
based on the maximum allowable tolerance limits shown in Table 1. 
The t e s t  and evaluation proceeded in accordance with the sequential 
scheme shown in the flow char t  of F igure  1. 
The investigation gen- 
The  prel iminary fai lure  
One hundred fifteen devices f rom each of t h e  four vendor 
lots were  tested,  first environmentally and later by operating life tes t s .  
Following each s t e p  of testing, e lectr ical  parameter  measurements  were  
taken. If catastrophic fa i lures  occurred,  selected representat ive speci- 
mens,  when applicable, were  uncapped and examined microscopically. 
The la t te r  examination was extended to the  removal of the aluminum 
metallization by means of HC1, and the SiOz by means of H F  for diagnosis 
of the degraded active junctions thereunder.  This procedure fur ther  per-  
mitted the measurement  of thickness to  be made on both the metallization 
and Si02 layers .  The evidence proved that in most  ca ses  inadequate con- 
t ro l  was employed over oxidations and metallization processes .  
pera ture  step- s t r e s s  test revealed improper mask  alignment in cer ta in  
cases ,  causing excessive leakage conditions. P r e s e n c e  of intermetall ic 
complex (Au-A1) a t  gold-to-aluminum bond interface was predominant after 
thermal  s tep s t r e s s ,  which condition gave r i s e  to an  inc rease  in  output 
t rans is tor  saturation voltage, causing open bonds in some of the devices. 
Fairchild devices yielded the grea tes t  fa i lure  r a t e s ,  while Signetics 
devices showeti the smal les t  failure rate per 1000 hour of operating con- 
ditions. These findings uncovered the various existing fabrication and 
process  problems in  the devices tested, the findings a l s o  established a 
basis  for  the u s e  of fur ther  and m o r e  advanced techniques of testing and 
The tem- 
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Figure 1. Flow Chart  of Physics  of Failure P rogram 
INITIAL PARAMETER MEASUREMENTS 
(1 15 Samples) 
1 
NO. l-No. 5 
CONTROL SAMPLES 
5 f r o m  each vendor 
S T E P  STRESS TESTS 
(70 samples  f rom each vendor) 
IFE TESTS 
TABLE 1 - Fai lure  Cr i te r ia  
Parameter  Type 
Rever s e Junction Current  
'R' 'CBO' 'CRO 
Output Saturation Voltage 
v~ E( SA T 
h~~ 
Effective Gain 
Resistance 
Junction Breakdown Voltages 
BVR' BVCBO' BVCEO 
Change 
Initial X 10 but grea te r  than 10 n a m p  
*lo70 of initial value but grea te r  than 
* l O  m v  
*2070 of initial value 
*lo% of initial value 
*2570 of initial value 
-2OYo 
P 
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1. 3 Summary of Work Accomplished (Cont. ) 
evaluation whereby an  effective and valid device-screening method 
could be emanated as the ult imate goal of this failure analysis pro- 
gram. 
2 .0  INVESTIGATION 
2 . 1  Operating Life Tes ts  
2. 1 .1  Types of Devices Tested 
The test specimens employed in this  study and 
evaluation program were  generally NAND/NOR gate type microcircui ts  
procurred f r o m  th ree  different manufacturers direct .  
were: Fairchild,  whose devices were  re fer red  to as  Vendor Lot A in  the 
pr ior  repor t s  and in some tables for  sake of convenience; Motorola, whose 
devices were  designated Vendor Lot B; and, Signetics, whose devices were  
designated Vendor Lot C. 
cuits, the second type was re fer red  to as Vendor Lot E devices, Motorola 
(Lot E) devices differed f r o m  Motorola (Lot B) devices in that the Motorola 
(Lot E) devices had aluminum leads bonded to aluminum pads and were  
packaged in flat packs. The devices of all other vendors, including Motor- 
ola Lot B, had gold leads bonded to aluminum pads and were  packaged in 
modified TO-5 cans. 
devices used in this program a r e  given in  Table 2. 
The manufacturers  
Since Motorola supplied two types of microc i r -  
The types and par t  numbers of the various vendor 
Each of the device manufacturers  was given a brief-  
The manufacturers fur ther  were  
ing of the application of his devices and the objectives of the tes t s  to  
which the devices would be subjected. 
given the opportunity of making suggestions and comments when appli- 
cab le. 
2. 1.2 Operating Life Tes t  Conditions 
The specimens were  subjected to  an  ambient tempera-  
t u r e  of 125"a\:C. During testing, the specimens were  switched parallel  
f rom "0" to " state  a t  a 1-megacycle pulse repetition rate.  Each gate 
was loaded with a res is tor-capaci tance network to simulate maximum 
fan-out. The life t e s t s  
were  interrupted and post environmental measurements  were  performed 
a t  intervals of 100, 250, 500, 1000 hours and every  1000 hour duration 
thereafter.  The Fairchild,  Motorola (Lot B) and Signetics devices re- 
ceived 14,000 hours of life test, and Motorola (Lot E) devices received 
10,000 hours of life t e s t  because the Motorola (Lot E) device tes ts  were  
started later than t h e  other  lots. 
The unused d i o d e s  were  tied to  the Vcc supply. 
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TABLE 2. Device Identification List  (Life Tests) 
Reference 
Cod e 
A 
B 
C 
E 
Part 
Number 
SL-1519 
SC-736 
SE- 102K 
MC-930 
Part 
Description 
DTL Dual Gate 
DTL NANDINOR 
Gates  
DTL NANDINOR 
Gates  
Dual NANDINOR 
Gates  
3uantity Tested 
Zontrol 
1-5 
1-5 
1-5 
1-5 
Tested 
6-45 
6-45 
6-45 
6-25  
The circui t  d iagrams of the  devices a re  given in F igures  
2,  3 and 4. 
2 
7 
8 
9 
5 
FIGURE 2 .  Motorola and Signetics Gate Circuit  
5 
TR 20459 
t 
10 
R2 P R2 
5 
FIGURE 3. Fairchild Gate Circui t  
FIGURE 4. .Motorola Flat Pakk G a t e  Circuit  
TR 2-0459 
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2. 1. 3 Vibration Tes t s  
Subsequent to  12,000 hour life test of the Fairchild,  
Motorola (Lot  B) and Signetics devices and after 8000 hour life test of 
Motorola (Lot  E) devices, specimens were  randomly selected f r o m  these 
vendor lots and subjected to  a vibration t e s t  i n  a plane perpendicular to  
the device active surface.  The deXces w e r e  vibrated 15 minutes. Each 
cycle consisted of vibrating the devices f r o m  10 cps to 55 cps and back 
to  10 cps in  one minute. No fai lure  occurred in Fairchild and Signetics 
devices. 
failed during vibration. 
Y 
respective pin. 
Two specimens each f r o m  Motorola (Lot B) and (Lot E) devices 
The fai lure  modes occurred by inc reases  in 
IT2, and a decrease  in BV, indicating a shor t  at the ICEX, (Sat)’ 
2 .2  Investigation of Fa i lure  Modes 
2 . 2 .  1 Experimental  Procedure  
Selected devices f rom parametr ical ly  failed categories  
were  carefully uncapped to  preserve  the contents of each package intact. 
The uncapped devices were  viewed with a microscope a t  varying magnifi- 
cations to  study the effect produced on the device s t ruc ture  by various 
environmental t e s t s  and la te r  by life tests. 
revealed the following discrepant  conditions : 
compound (AuA12, possibly with Au-A Si complex) at the bond interface 
of thos e s ptcimens having gold-to-aluminum lead connections; this con- 
dition shown in F igure  5, was electr ical ly  determined as output t ran-  
s i s tor  saturation (VCE(sat, ). 
inum metallization was porous and appeared crazed, a s  exemplified i n  
F igure  5. 
each vendor lot; examples a r e  given in  Figures  6 and 7. F igure  7 fur-  
ther presents  excessive pinhole and porosity, and misaligned bonds on 
metallization pads, which condition gave r i s e  to breakdown voltage (BV) 
discrepancy in the  device. 
The top views of the devices 
growth of intermetal l ic  
In some failed devices,  the thin-film alum- 
Surface contamination was prominent in  random devices of 
Misalignment of bonds was quite frequent, particularly 
When the bond is so in  Motorola (Lot B), as will be noted f rom Figure  8. 
misaligned that it partially extends over the act ive region of a poorly silicon- 
dioxide-isolated diode o r  t rans is tor ,  the condition may cause a shor t  at the  
P -N junction either by d i rec t  contact of the bond with the P-N regions o r  
by metall ic diffusion into the degraded region and bridging the two active 
regions. 
a r e  shown in  Figures  9 and 10. 
Examples of e lectr ical  shorts  occurr ing in  the  la t ter  manner 
Degradation in  the aluminum metallization was infre- 
quently encountered, together with excessive porosity, as shown in  Figures  
11 and 12. This could have been due to  the softening of the metallization 
during various the rma l  cycles and s tep-s t ress  tes t s .  
this condition was observed to be associated with a poor passivation film, 
the aluminum metallization was removed with HNO -2HC1 f r o m  severa l  
representat ive specimens,  after the removal  of the passivation film. In 
Figure 10, a portion of the metallization of diode No. 9 is shown as having 
been removed. It is evident f r o m  the photomicrograph that both the  anode 
and the cathode epitaxies were  degraded, forming a nar row path there-  
between during initial processing. 
zation had partially diffused into the path, bridging the electrode elements 
Since in some devices 
3 
Consequently, the aluminum metall i-  
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SPONGY GROWTH 
0 F IN TERMETA LLlC 
COMPOUND 
POROUS AND DETE~IORATION AT 
CRAZED E - B  JUNCTION 
(SAT) 
Figure 5. Macrograph Showing Areas  Affected by V 
Type Failure (Fairchild, No. 42) 
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2 
S UR FAC E 
CON TAM IN AT ION 
3 \ 
POROSITY 
SLIGHT CRACK IN 
DIODE ELECTRODES CONTAMINATION 
S U RFA C E 
Figure 6. Fairchild Device With BV-Type Failure 
4 
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2 
SURFACE 
CON TAM IN AT ION 
I 3  4 
8 9 v  7 
PINHOLES AND 
POROSITY 
Figure 7. Motorola (Lot B) Device With BV8 and BV9 Failures 
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R 
2 
BROKEN BOND 
3 / 4 
SHORT IN ANODE 
AND CATHODE 
JUNCTION 
8 / 
Figure 8. Motorola (Lot B) with BV-Type Failure 
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EXCESSIVE POROSITY 
IN META LLl ZATl ON 
BREAKDOWN IN 
ANODE-CATHOD E 
JUNCTION 
Figure 9. Shorted Diode 9 of Specimen 30 
CRACK IN EPITAXY 
INDICATING 
SHORTED AREA METALLIZATION 
ETCHED AREA 
Figure 10. Diode 9 of Specimen 13 Showing the Shorted 
Area Between Anode and Cathode 
(Metallization Partially Removed By HN03 -2HCI Etch) 
12 
C 
! PIb i0LES 
POROSITY 
B 
Figure 11. Output Transistor With Excessive Porosity 
9 
Figure 12. Diode 9 of Specimen 19 (Motorola, Lot B) 
13 
BREAKDOWN IN 
META LLI ZAT ION 
PINHOLES 
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2.2.1 Experimental  Procedure  (Cont. ) 
and giving rise to a shor t  i n  that region. 
Open diode o r  t r ans i s to r  was  character ized by the  
views of the  spec imen shown in F igu res  13  and  14; the F igu re  14 top 
is a magnified view of t he  open t r ans i s to r  with V 
shown in Figure  13. 
the init ial  0. 256 t o  20. 36 volts. 
failure indicator 
The t r ans i s to r  output voltage had increased  f r o m  
(Sat) 
Device s t ruc tura l  e lement  degradation due to  t emper  - 
a t u r e  cycling and life test, burnt and eroded a r e a s  result ing f r o m  t r an -  
sient voltage surges ,  and shor t s  o r  opens could be readi ly  observed 
f r o m  the top view (Figures  6 through 14) without fur ther  cross-sect ion-  
ing the  device, although cross-sec t iona l  view of the  device contributes 
valuable information not obtainable by sur face  examination. 
Some of t he  fa i led  devices w e r e  studied by t reat ing 
them with concentrated HC1 for  definite intervals  of t ime and finally 
removing the aluminum metallization completely f r o m  the d i e  surface, 
as shown in  F igure  15. This action permitted the observation of any  
defect in  the pyrolytic glass  dielectr ic  in the N, N t  and P regions by 
change of birefr ingent  colors.  Subsequent to  these  observations,  the  
dielectr ic  film was etched in  s tepwise.manner  using a 5 percent  solution 
of HF. 
depths to  determine their  physical charac te r i s t ics  as well as  cer ta in  
changes that may  have occurred  during the rma l  and e lec t r ica l  test pre-  
vailing over  the tendency for  degradation, inversion, o r  fouling of the  
doped regions.  
It was thus possible to study the var ious act ive regions a t  d e s i r e d  
2. 2,  2 Fa i lu re  Modes Encountered 
The types of fa i lure  modes encountered during the 
life span of this p rogram were :  open circuit ,  sho r t  c i rcui t ,  decreased 
breakdown voltage, high input diode leakage cur ren t ,  increased output 
saturat ion voltage, collector -base  leakage cur ren t ,  input diode forward 
cu r ren t  degradation, output t r ans i s to r  leakage cur ren t ,  input t r ans i s to r  
leakage current ,  and d-c  cu r ren t  gain. These  fai lure  modes manifested 
themselves  i n  the change of fa i lure  mode indicators  I R’ ICBO’ ICEX’ 
and I These  electr ical  failure ‘CE(Sat)’ ICRO’ hfE’ BVCBO’ IF’ T’ 
indicators,  in  turn,  identified themselves  in the  s t ruc tu ra l  changes of 
the device elements,  as  observed metallographically in  F igures  5 through 
15. 
The metallographic indications were :  open bond, 
internal  lead degradation, porous and degraded metall ization, faulty 
contact deposition, contaminated pellet surface,  c razed  aluminurn 
metallization, passivation film inhomogeneity, random crack? o r  pits 
in  t h e  silicon pellet, in termetal l ic  growth a t  gold-aluminum bond in te r -  
face, a luminum diffusion i n  a flaw bridging the  P - N  junction, and mis- 
alignment of aluminum metall izaticn with r e spec t  t o  act ive a r r a s  in  
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2.2.2 Failure Modes Encountered (Cont. ) 
severa l  specimens examined. 
valid correlat ion between the electr ical  failure modes (represented 
by the  respective failure indicators) and the metallographic findings 
would be the principal basis  in the establishment of screening criteria 
by the use  of the minimum number of fa i lure  indicators and preferably 
at low cost. Future  investigations in  the continuing program will con- 
centrate  on this concept for the ultimate as su rance  of reliabil i ty of the 
mic  r o electronic ( s emic ond u ctor ) d evi c e s 
It is thus seen that a n  accura te  and 
2.2. 3 Study of Fai lure  Modes 
The fa i lure  modes were  studied with the view of 
It was 
relating their  effects on the device elemental  s t ruc tures  to the deter-  
mination of the mechanisms causing the elemental  failures.  
found that differences occur  i n  elemental  fa i lures  in  different Vendor 
devices. 
l ead  mater ia l  and its bonding charac te r i s t ics ,  differences i n  metall iza- 
tion homogeneity, diss imilar i t ies  i n  passivation layers ,  misalignments 
of bonds on the pads and of metallization with respec t  t o  the active a r e a s ,  
generzrl workmanship and package design, and control over the fabrication 
and processing requirements.  Both Fairchild and Signetics were  found to 
be iner t  to  catastrophic fa i lure  by intermetal l ic  formation at tempera tures  
in  the vicinity of 250°C, at which ambient the Motorola (Lot B ) devices, 
for instance, showed increased saturation voltage ( V  ), meaning the 
formation of Au-Al-Si at the  bond i n t e r h c e  on the d i F t T b i s  relation 
could be attr ibutable to the possible interaction of aluminum with the 
dielectr ic  passivation at this low temperature .  
(325 O to 35OoC), both Fairchild and Signetics devices revealed in te r -  
metall ic formation. 
These differences were  generally due  to the type of the internal  
At a higher tempera ture  
In comparing the findings in the dielectr ic  propert ies  
of Fairchild,  Motorola (Lot B),  and Signetics, variations existed in  the 
oxide thicknesses between the Fairchild devices and the Motorola (Lot  
B) and Signetics devices, as will be noted in  Table 3. 
ferences were  prevalent i n  the oxide thicknesses of the individual samples  
of Fairchild,  while the Motorola (Lot B) and Signetics devices exhibited 
m o r e  constancy in  the uniformity at the N, P, and N t  active regions. 
Motorola (Lot E) dielectr ic  was similar to that  of Motorola (Lot B), and 
both dielectr ics  were  extremely unreactive to  the effect of etching with 
HF. 
Considerable dif-  
The r a t e  of removal  of aluminum metallization varied 
within the individual specimens of Fairchild lot as well as with respec t  
to the other lot devices, as indicated in  Table 3. 
Table 4 that  the shelf-life device exhibited high reactivity compared with 
other devices. 
num-interconnection metallization with HC1 it was observed that cer ta in  
interconnects that  had  not been exposed to  high cur ren t  densit ies were  
less react ive with HC1. It could thus be concluded that further,  study 
of the charac te r i s t ics  of aluminum-metallization would be necessary.  
It will be observed f r o m  
During treating the Fairchild and Motorola (Lot E) alumi- 
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3 .  ANALYSIS O F  TEST RESULTS 
During the life tests, t he re  were  m o r e  fai lures  in Fairchild 
devices than in  those of any  of the other t h ree  lots. Referring to 
Tables 5 and 6,  it will be noted that t he re  were  13 device fai lures  
f rom Fairchild lot, 7 f rom Motorola Lot B, 4 f rom Signetics lot, 
and 4 f rom Motorola Lot E. 
devices were  electr ical  shorts ,  degradation-caused cur ren t  leakage 
o r  (I ) increase  in V 
3.1 Fairchild DTL Dual Gates 
Fa i lure  modes experienced by all the 
and dec rease  in breakdown voltage. (Sat)’ R ’  
Of the 13 specimens that failed f rom Fairchild lot, 5 
specimens fai led by high cu r ren t  leakage (IR) during the first 5000 
hour life t e s t ;  5 specimens failed due to  low output t rans is tor  break- 
down voltage (BV) in  the 6000-hour life tes t ;  and, 2 specimens fa i led  
a s  a resul t  of increased saturation voltage ( V  Sat 
hour life tes t s ,  respectively, and 1 specimen fa i l ed  with greatly de- 
creased voltage breakdown (BV) in 10,000-hour life test .  
failures occurred during the life t e s t  up to the final 14, 000 hours. 
) in 7000- and 10, 000 
No other  
At the completion of 12,000-hour life test, seven specimens 
were  removed f r o m  the test lot and subjected to  a vibration t e s t  described 
in paragraph 2. 1. 3. Subsequently, the specimens were  functionally tested. 
No fai lure  was experienced by any of the specimens.  Therefore,  no post- 
mor t em examination was performed on the devices,  which were  then placed 
back in the following 13, 000-hour tes t .  
3.2 Motorola DTL NAND/NOR G a t e s  
Seven devices had failed during life t e s t  up to  14,000-hours. 
Of these,  1 specimen fa i led  in the 7000-hour life t e s t  as a resu l t  of in- 
creased saturation voltage (VsAT); 3 specimens failed (1 at 8000 and 
1 at 14,000 hour) because of low output t rans is tor  breakdown voltage (BV) 
and a shor t  in  the input diode at pin 9; 1 specimen failed with increased 
and open collector at 9000-hour point; and 2 specimens failed at V 
and the other with high leak- 12,000 hour point, one with increased V 
age cur ren t  (I ) and low output t rans is tor  breakdown voltage (BV), which 
fur ther  indicated a shor t  in  diode at pin 9. 
(Sat) 
(Sat) 
R 
Subsequent to  the 12, 000-hour life test, six specimens f rom 
Motorola,Lot B were  subjected to  a vibration t e s t  described in paragraph 
2. 1. 3. The fai lure  was due to 
increased leakage cur ren t  (I ) and low output t rans is tor  breakdown volt- 
age (BV), indicating a shor t  at pin 9. (See representat ive sample in Fig- 
u r e  7). 
One specimen fa i l ed  in the vibration test .  
R 
22 TR 2-0459 
' f  
0 
0 
0000000000 
o l n o o o o o o o o o o o  
g 000000000000 ., 
5: 7 4 N l n d N m * l n 9 b m m "  
0 d 0 0 0 0 0 0 0 0 0 N 4  
pz 
0 
w $ 
4 
iJ 
c 
w 
E 
w cr 
J 
a, 
k 
3 
*d 0 
cd cr 
7l 
0 
0 * 
0 40 0 0 0 4 4 4 0  000 cr 
0 
VI w 
m 
a, 
2 
d .+ 
cd w 
a, u 
3 
a, 
TJ 
.r( 
m 
m 
m m  
m o  
CP 
m 
0 
-$ 
o m  
* o  
CP 
m 
m 
a, 
k 
3 4 0  
.Fl 
$ 
.it 
4 W z 
d 
9 
R 
H 
00 00 0 d N 4 0 0  
d 
cd 
9 
3 
73 
d 
0 
m 
4 
.rl 
cd 
c, 
a, 
2 
.rl 
.rl 
w 
m 
VI ~~ cd 0 * 
0 
0 * 
0 * 00 * *  0 * 0 * 00 * *  0 * 
ln m 
a, 
k 
3 
.r( 0 
cd cr 
d 0 0 N Nln O O N O  000 n 
d z u 
d s z  
E 
4 
TJ 
k 
0 w 
!a 
x 
13 c 
a, a 
.r( 
2 
0 * m o In m m  0 m m m m b  N N N N  
"I z
a, 
a, 
VI 
.. w 
E 
0 z TR 2-0459 
23 
4 
3.2 Motorola DTL NAND/NOR G a t e s  (Cont. ) 
Two specimens,  one f rom those that f a i l ed  in  functional 
t e s t s  a f te r  12,000-hour life test, and the second one that fa i led  i n  
vibration t e s t  (described above), were  uncapped and examined under 
a microscope at various magnifications. 
jected to vibration revealed a disrupted bond, and porous and misalinged 
metallization at the pads, 
specimen revealed seve ra l  badly misaligned bonds on the pads; the bonds 
indicated par t ia l  diffusion into the respect ive pads and interconnection 
s t r ips .  The aluminum interconnection film at pin 9 was degraded; t h e  
functional t e s t s  had shown an open between the pin 5 and the pins 2, 7, 
8 and 9. Although these  findings (functional tests) verified the failure 
conditions, fur ther  studies of the c r o s s  sectional views of the device 
would have r evea 1 ed a d  ditiona 1 re 1 eva nt information. 
The specimen that  was sub- 
(Similar to  that  shown i n  Figure 8). The second 
3. 3 Signetics DTL NAND/NOR G a t e s  
Four  devices fa i led  f r o m  Signetics lot during life tes t .  One 
device failed at 1000-hour point as a resu l t  of high leakage cur ren t  (I ); R 
another failed at 6000-hour life test f rom a slight dec rease  in V(Sat), 
but was returned to tes t ;  and, the other two specimens failed by low out- 
put t rans is tor  breakdown voltage (BV) after 8000- and 10, 000-hour tests, 
respectively. 
hour life tes t .  
No other fa i lures  were  experienced to  the end of 14,000- 
At the completion of 12, 000-hour life tes t s ,  six specimens 
were  randomly selected and subjected to vibration tes ts .  No fai lures  oc- 
curred.  No post-mortem examination was performed on Signetics speci-  
mens. 
3 .4  Motorola Dual NAND/NOR G a t e s  
Motorola (Lot E) devices received only 10,000-hour life 
One device failed in  250- 
test because the test was started la ter  than those of other Vendor lots. 
Four devices failed during this t e s t  period. 
hour life tes t ,  suffering f rom increased output t rans is tor  leakage cur -  
and I by increased C EXi CEX2 rent  (I ) ;  a second s-pecimen failed in I - CEX 
leakage a f te r  8000 hours of life tes t ;  the third specimen failed i n  BV12 
by a shor t  in pin 12, and fur ther  fai led by a dec rease  of forward blocking 
voltage ( V  ) during 9000-hour life test; and, the fourth specimen fail'ed F 
in  10,000-hour test by V and V 
(Sat) 1 (Sat12' 
Three  specimens f rom this  lot were  subjected to vibration 
test af ter  the completion of 8000-hour life test .  
fa i led ;  this specimen, together with a second specimen which showed a 
failure in functional t e s t s  a f te r  9000-hour life test (mentioned above), was 
uncapped and metallographically examined with the following resu l t s .  
One of the th ree  specimens 
24 TR 2-0459 
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3.4 Motorola Dual NAND/NOR Gates (Cont. ) 
The device that was subjected to  vibration after 8000- 
hour life t e s t  and had fa i led  in the output t r ans i s to r  leakage cur ren ts  
had aluminum-to-aluminum lead  connection at the 
'CEXL and 'CEXZ 
metallized pads  and aluminum-to-gold connection a t  the external lead 
s i tes  (posts). 
bond at the posts, aluminum had diffused into the gold plating bf the 
posts at the per ipheries  of the st i tch bonds. 
bonds were  disrupted f r o m  the gold plating, indicating a degradation at 
the bond interface by interaction of gold and aluminum. Since the t e r -  
minal second and third s t i tch interfaces as well as the first sti tch bond 
interface were  degraded and ruptured, the intent of the additional two 
terminal  st i tches was defeated. 
A t  the interface of the tripple-stitched aluminum-to-gold 
The sti tches of the severa l  
In s t i tch bonding, the principal factor conducive to  bond 
strength is  dependent on the cross-sect ional  area of the first stitch. 
If this  a r e a  is  excessively reduced by p res su re  during sti tch bonding, 
then the presence of the terminal  two sti tches would s e e m  to  se rve  no 
practical  purpose, unless  they a r e  intended for  support during removal 
of tails. 
findings in  t h i s  and the second specimen discussed below. 
The validity of this contention was well confirmed with the 
The second specimen had failed to pass  the functional test 
following the 9000-hour life test. 
a shor t  at diode pin 12,  and by a decrease  in VF. 
(flat pack) was opened and the top view of the device was examined with 
a microscope. 
the terminal  one o r  two sti tch bonds at the bond s i tes  (posts) were  disrupted. 
Since bluish dark  diffusion a r e a s  were  noted surrounding the bond areas, 
the condition could be attributed to the formation of a brit t le intermetal l ic  
at the bond interkhcei 
connections was a l so  visible. At random sites, the metallization was 
misaligned with respec t  to the active regions. The la t ter  condition could 
cause metal  diffusion into degraded epitaxy o r  active junction, causing a 
short ,  as incurred by the diode adjacent pin 12.(See Specimen 15, Table 4).* 
The fai lure  was indicated in BV, with 
The l i d  of the package 
All the aluminum-to-aluminum bonds were  intact; however, 
Randomly chipped off aluminization at  t h e  intra-  
4.0 COROLLARY INFORMATION 
4. 1 Fa i lure  Cause and Effect 
Recapitulating the preceding studies and findings f r o m  the 
different manufacturer ' s  devices, it can be asserted that a principal 
s imilar i ty  of the various devices resided in  the types of fa i lures  a r i s ing  
f rom ineffective process  controls over the fabrication and packaging 
operations. 
failures were  due to poor metallization, with misaligned bonds and 
associated contacts with the active areas of the device trail ing the princi- 
pal discrepancy. 
::Appendix B 
These  findings generally indicated that the major i ty  of the 
Metal-to-metal diffusion and metal-to- semiconductor 
25 TR 2-0459 
4.0 COROLLARY INFORMATION (Cont. ) 
4.1 Failure Cause and Effect (Cont. ) 
diffusion were  a l so  prominant i n  causing failures, 
especially at elevated tempera tures  such as those encountered in  
this  program. 
film and microcracks  in the  epitaxy of the device a l s o  played, although 
not often ser ious,  dominant par t  in  producing electr ical  parameter  failures.  
In the ea r l i e r  par t  of the investigation, failure was a l so  contributed to  the 
incomplete removal of the photoresist  f r o m  the dielectr ic  windows of the  
die. 
Random occurrences of flaws in  the pyrolytic passivation 
As will be noted f r o m  the preceding discussions,  the 
Fairchild devices had the greatest  number of fa i lures ,  namely 13; 
6 fa i lures  were  by breakdown voltage (BV), 5 in leakage cu r ren t  (I ), 
and 2 in  saturation voltage ( V  Motorola Lot B had 7 fai lures:  
3 in (ITSAT) ,  3 in (BV), and 1 i n  (IL) o r  (IR). Signetics lot had 2 break- 
down voltage discrepancies (BY), and 1 increased r e v e r s e  cur ren t  leak- 
age (IR). 
(IL o r  I 
thus seen that the fai lures  encountered in this  program can be reduced 
to  th ree  basic fa i lure  mode indicators,  i. e . ,  BV, IR, and V 
BVCEO' include the m o r e  definitive fai lure  indicators BV BVCBO, R' 
When the dekice was uncapped 
'CE(Sat)' R 
and the collector metallization was opened, then IBEO could be measured 
and f r o m  this and I 
R 
). SA T 
Motorola Lot E experienced 2 failures by leakage cur ren t  
It is (Sat)' ), 1 fai lure  by BV and VF, and 1 fai lure  by V CEX 
These (Sat)' 
and ICEO. CEX' 'CBO I or  I 
the value of h could be extrapolated. CEO' FE 
In terms of device elemental discrepancies,  these fai lure  
mode indicators would be conducive to the characterization of the fai lure  
cause in  the device s t ructure .  F o r  instance, re fe r r ing  to the 6th Quarterly 
Report (February  1967), the specimen No. 19 of Motorola Lot B indicated, 
during functional tests, that  decreases  in the breakdown voltages (BV) were  
incurred by the diodes 8 and 9,, (Figure 7 )  The devices were  uncapped and 
examined metallographically. The examination revealed surface ccPnWmi- 
nation and pinholes in  the aluminum metallization of diode 8, and badly 
misaligned bond and pinholes i n  excess  were  present  on the cathode metal-  
lization of diode 9. In another case,  specimen No. 42 of Fairchild devicej 
shown in Figure 5, had failed in  VSAT and BV af te r  10,000-hour life test. 
Metallographic examination of the  top view of the device circui t  revealed 
a slight intermetall ic growth at the bond interface (VsAT), and crazed 
aluminization and slight deterioration of the emit ter-  base junction of 
t rans is tor  at pin 4 verified the failure condition BV. These exam ples 
can be extended to many other fa i lure  modes and their  respective metal-  
lographic verifications. 
Correlation between electr ical  failure mode indicators and microscopic 
Consequently, it can be a s se r t ed  tha t  definite 
26 
T R  2-0459 
J 
7. 
VENDOR 
A 
4. 1 Failure Cause and Effect (Cont. ) 
findings of the device c i rcu i t  elements could be made, 
as  presented with i l lustrations i n  paragraph 2.2 of this repokt. 
Comparison of Vendor Lot Fa i lures  
A comparison of the  four vendor lot  fa i lures  encountered 
4.2 
in  the study program is given in  Table 6. 
tive analysis  as character ized by the device failures during the operating 
life test .  
This table  presents  a qualita- 
DISCREPANCY 
BV 
IR 
VSat 
: Lot Fa i lures  
NUMBER O F  
DISCREPANCIES 
6 
5 
2 
3 
3 
1 
2 
1 
2 
1 
1 
It will be noted that the grea tes t  number of fa i lures  in  BV 
were  incurred by Fairchild lot and the  smal les t  by Signetics lot; these 
fai lures  indicate the  need for  elimination of oxide contamination, inter-  
junction metall ic diffusion, surface charge,  microcrack,  and misalign- 
ment of bonds, by use  of adequate process  controls. Increased leakage 
cur ren t  (I ) a lso  occurred most  frequently i n  Fairchild devices and 
least frequently in Motorola lots B and E ;  this condition could be  caused 
by any one o r  m o r e  of the following discrepancies:  poor lead bond place- 
ment, hermetic seal failure,  contamination within the  silicon pellet, 
c rack  i n  silican d ie ,  gold sintered into P - N  junction, fusion of e lectr ical  
paths, etc. The discrepancy VSAT occurred in  Fairchild lot and Motor- 
ola L,ots B and E: two in  Fairchild lot and th ree  in Motorola lots,  which 
la t ter  vendor reduced the occurrence of V 
of aluminum-to-aluminum bonds at the metallization pads; however, there  
occurred one V 
of 'Sat Sat 
R 
in Motorola Lot E by u s e  SA T 
condition a t  a gold-plated post. No significant effect 
(Sat) 
was noted in Signetics lot. The discrepancy V is indication 
ji 27 TR 2-0459 
4.2 Comparison of Vendor Lot Fa i lures  (Cont. ) 
of c rack  i n  P N  junction, Au-Al-Si complex growth at bond 
interface,  emit ter  and base  softening, back contact degradation, spike, 
etc. 
It is apparent  f r o m  Table 6 that the Signetic devices had 
the fewest failures among the gold-to-aluminum-pad bonded vendor lots. 
Motorola Lot E had the next fewest failures next to  those of Signetics, 
but the Motorola Lot E had undergone only 10 ,000  hours of life test as 
versus  14,000 hours of life t e s t  undergone by the other lot devices,  in- 
cluding Signetics devices. Thus, Signetics devices may  be considered 
superior  to the other vendor devices tested.  
4. 3 Development of a Needed Screening Tes t  
F r o m  the findings of this  test 6 rogram and instigated by 
the  trend of high incidence of semiconductor fa i lure  of devices during 
use,  it i s  immediately apparent that  the development of a n  effective 
device screening method is a n  urgent prerequis i te  to the procurement 
of semiconductor microcircui ts  for u s e  on critical aerospace  sys tems 
and associated equipment. 
m e t e r s  and the sequence of t e s t s  necessary  for  obtaining such paramet r ic  
data must  be accomplished. 
in the  a l ready  completed test program suggest that  an  effective device 
screening t e s t  method would be one which focuses consideration on the 
minimum number of fa i lure  mode indicators capable of providing the 
necessary  reliabil i ty information at low cost. 
Determination of reliability indicating para- 
The vast  amount of qualitative d a t a  obtained 
It has been a l ready  pointed out that  d ras t ic  measu res  
would be required on the par t  of the manufacturer in the control of fabr i -  
cation techniques, p rocess  methods, and general  workmanship of the 
device. 
of technicians and opera tors  engaged in  the bonding and packaging of the 
devices would s e e m  a most  important supplier responsibility. 
connection, the e lec t r ica l  parameters  chosen should be in  accord with the 
conventional inspection facility available at the  procuring agency. 
extended program of physics of fa i lure  analysis then should be predicated 
on a carefully planned, organized, and executed test program that has a 
pr imary  consideration for  the reliable inspection and screening of micro-  
c i rcui ts  with equipment of relatively routine applications. Complementing 
the establishment of checking and screening methods, applicable specifi- 
cations prescribing the test procedures to be implemented would be a par t  
of the t e s t  program. 
Transcending these  controls,  the requirement  for the training 
In this 
The 
5.0 CONCLUSIONS 
5. 1 The findings in  the life test indicate that the Fairchild 
and Motorola (Lot B) devices requi re  m o r e  stringent process  control 
over the metallization process  than those of Signetics and Motorola (Lot 
E). 
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5.2 Misalinged lead bonds on pads and associated contact 
regions and paths a re  d u e  to  init ial  process  deficiencies. 
5. 3 
contiguous metallization had resulted f r o m  misaligned and overlapping 
bond conditions. 
Partial diffusion of the gold bond into the pad area and 
5 .4  Passivation film in  some of the specimens was nonuniform 
and pitted in  regions that could cause cu r ren t  leakage to  undesired points. 
5.5 Infrequently seen cracked c o d  ition i n  the P -N junction 
could be attr ibutable to the inadequate l e a d  bonding process  technique. 
5.6 Contaminated pellet surface noted could be eliminated by 
proper cleaning of the d i e  before bonding and by eliminating contaminants 
through control of package seal integrity. 
5.  7 The presence of Au-A1 intermetal l ic  growth at the gold- 
aluminum bond int erface in  all except Signetics specimens suggests 
that this descrepancy could be controlled by adequate bonding temperature ,  
p ressure ,  and time at the time of fabrication of the device. 
5.8 Ionic migration f r o m  one doped region to another i n  the die 
was determined to be due to the degraded silicon dioxide isolation and the 
silicon underneath. 
6 .0  RECOMMENDATIONS 
6. 1 Fur ther  and intensified effort is recommended toward con- 
ducting of a systematic  and properly sequenced environmental and s t r e s s  
tes t s ,  using one type of a selected microcircui t  that  is typical of a device 
for the intended sys tem application. 
6 . 2  
catastrophically f a i l ed  specimens as  well a s  on representat ive control 
samples. 
The post-mortem investigation should be emphasized on all 
6. 3 F r o m  the investigation to  be car r ied  out in the ex teded  physics 
of failure program, a val id ,  rapid, and effective microcircui t  screening 
technique should be evolved which will enable the inspection activity t o  weed 
out defective devices pr ior  to their  installation in systems.  
6 . 4  The screening t e s t s  should be arranged in a sequential o rde r  
so  that the effect of a previous test should not ref lect  in the fai lure  of the 
device in the  succeeding test. 
6. 5 The testing effort should be d i r e c t e d  toward reducing the  
number of e lectr ical  parameter  failure indicators t o  a minimum and to 
include only the reliability-indicating parameters ,  which should be iden- 
t i f i e d  during the extended testing program. 
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6.6  The work i n  the new program t o  be s tar ted shohld be 
concentrated on the evaluation and defining of t he  a l ready  suggested 
th ree  basic failure indicators,  namely, I 
bility-indicating parameter  a i d s  in the establikhment of the projected 
goal of device screening. 
BV, and VSat as the re l ia-  R' 
6.7 Factual data should be obtained through environmental 
and thermal  s t r e s s  tests to  be conducted to  verify the effectiveness 
of the screening techniques derived f r o m  the investigation. 
6 .8  On the basis  of the operating life test effort supplemented 
by applicable d a t a  f r o m  the previous tests, Signetics devices appear  t o  
be superior  for applications at elevated tempera ture  conditions ; however, 
this statement should be taken with some reserva t ion  for the fact  that  it 
relies upon the  comparative findings f r o m  a limited course  of physics 
of fa i lure  effort. 
6. 9 It appears  that the interaction of aluminum with silicon 
dioxide presents  a problem which cannot be overlboked. 
a r e  necessa ry  to  determine the underlying cause,  especially under envir-  
onmental conditions, 
Fur ther  studies 
6. 10 Some effort should a l so  be devoted to  the  possible establish- 
ment  of c r i te r ia  for  determining external workmanship quality in relation 
to  device performance and serv ice  life. 
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APPENDIX C 
Basic  Circuits Used In 
Microcircuit  Testing 
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FIGURE 1. Basic Reverse  Recovery Time Tes t  Setup 
FIGURE 2. Basic Operating Life T e s t  
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FIGURE 3. Rever se  Bias Connections for  Tempera ture  Cycle 
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